Posting record
Open 17+ days
- Baidu USA's site dates the posting
- Ghostless first sees this listing
- Last checked: still up
How we know
It hasn't been reposted, listed twice, or left up unusually long, and the posting doesn't say it's a talent pool.
Ghostless records the day it first sees a posting, so a repost can't reset its age. This one was already up when Ghostless started tracking Baidu USA, so its true age is longer.
Last checked Nov 3, 2026.
How well do you match?
See how much of this posting your resume shows, and what it's missing.
Upload your resumeWhat it asks of you
- PhD asked for
What the posting discloses
Not stated: Pay, real vacancy, AI screening.
Why these three
Ontario requires postings from employers with 25 or more staff to state the pay, whether the vacancy exists, and whether AI screens applicants.
Some employers add pay only on their own site. Check the original posting before you rule it out.
Skills mentioned
About the role
Job Description
Design cost effective controller with high performance, low power and small area for cellular modem. This position will work with multi-nation teams in leading-edge process node and be involved in
- Perform CPU development and design integration for CPU subsystem.
- Micro-architecture and design of RISC based CPU.
- Explore latest technologies in processor for 5G application.
Minimum Qualifications
- Master Degree in Electrical Engineering, Computer Science or Computer Engineering.
- At least 3 years of CPU related Architect/RTL/Verification/Implementation design experience
- Knowledge and practical experience with common RISC CPU architecture.
- Ability to bring design concept to successful silicon
Preferred Qualifications
- PhD in Electrical Engineering, Computer Science or Computer Engineering is a PLUS.
- 5+ years of CPU related Architect/RTL/Verification/Implementation design experience
- Familiarity with CPU architecture knowledge and micro-architecture knowledge
- Familiarity with chip digital design flow, including RTL integration, simulation, STA, clock tree, or low power design
- Familiarity with Symmetric Multi-threading (SMT), ARM/MIPS CPUs, or RISC-V.
- Familiarity with Symmetric Multi-processing (SMP) and Snoop-based multi-processor architecture.
- Cross-site working experience is a PLUS.
- Experience with Foundry, Post-Silicon, FPGA, DVT, SLT debug is a PLUS.
#LI-DNI
Something wrong with this posting?