Skip to content
Esc
Internships in Canada
New-grad roles in Canada
Remote roles
Roles that show pay
Postings at high ghost risk
PayWhat student tech roles in Canada pay
Check a linkPaste a posting to see its real age and ghost risk
JobsEvery open tech role
CompaniesWho fills fastest, who leaves postings up
Hiring calendarWhen employers open intern and new-grad roles
Skills gapWhat postings ask for that you don't have
Your resumeScore and fixes
Your matchesOpen roles ranked by your resume
ApplicationsSaved, applied, interviewing, offers
SettingsTheme, text size, motion
How it works

↑ ↓ to move, Enter to open? every shortcut

Keyboard shortcuts

CtrlKor/
Search employers, postings and pages
JorK
Next or previous posting in a list
O
Open the posting's page
Enter
Open it in the preview, on wide screens
S
Save or unsave it
?
This list
Esc
Close
SiTime

Sr. Engineer, Staff Analog Design

  • Seen live on SiTime's site today
  • Senior
Pay
$131k to $187k a year CAD
Location
Ottawa
Open for
5+ days
First seen
Oct 30, 2026
Apply on SiTime's site (opens in a new tab)

Posting record

No flags

Open 5+ days

The posting's record, oldest first
  1. SiTime's site dates the posting
  2. Ghostless first sees this listing
  3. Last checked: still up
How we know

It hasn't been reposted, listed twice, or left up unusually long, and the posting doesn't say it's a talent pool.

Ghostless records the day it first sees a posting, so a repost can't reset its age. This one was already up when Ghostless started tracking SiTime, so its true age is longer.

Last checked Nov 4, 2026.

How well do you match?

See how much of this posting your resume shows, and what it's missing.

Upload your resume

What it asks of you

10+ years of experience
“10+ years of relevant experience in analog/mixed-signal CMOS design” (quoted from the posting)
PhD asked for
“Master’s or PhD degree in Electrical Engineering” (quoted from the posting)

What the posting discloses

Pay
$131k to $187k a year CAD
$130,500 — $186,620 CAD (quoted from the posting)

Not stated: Real vacancy, AI screening.

Why these three

Ontario requires postings from employers with 25 or more staff to state the pay, whether the vacancy exists, and whether AI screens applicants.

Skills mentioned

About the role

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com .

Job Summary

SiTime is seeking a Senior Staff Analog Design Engineer to provide technical leadership in developing advanced clock and timing products. This role combines hands-on circuit design expertise with strong system-level understanding to balance performance, schedule, and cost trade-offs. Working closely with test and validation, program management, product engineering, and other functional teams, you will align technical solutions with business goals and drive projects from concept through successful execution in a collaborative, fast-paced environment.

Responsibilities

  • Define, design, and develop innovative circuits for high-performance timing products
  • Mentor, lead, and guide junior designers
  • Collaborate effectively with remote engineering teams
  • Support prototype testing, debugging, and lab characterization
  • Provide technical support across the full product development cycle through production release

Qualifications & Requirements

  • Master’s or PhD degree in Electrical Engineering
  • 10+ years of relevant experience in analog/mixed-signal CMOS design
  • Strong knowledge of integrated circuit design, device physics, and process technology
  • Experience designing PLLs or related building blocks, including VCOs, phase detectors, charge pumps, and similar circuits
  • Deep understanding of transistor behavior, circuit noise theory, and phase noise concepts
  • Proficiency with the Cadence analog/mixed-signal simulation toolset
  • Familiarity with analog/mixed-signal design flow, simulation methods, design rules, post-layout verification
  • Experience with analog behavioral modeling using SystemVerilog, Verilog-A, or AMS
  • Hands-on experience with lab testing and characterization

It is not necessary to meet all job requirements to be a qualified candidate for the position.

Desired Characteristics & Attributes

  • Collaborative, self-motivated, and positive team contributor
  • Able to empower others and provide effective mentorship
  • Strong analytical and problem-solving skills

Compensation Range

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. The final offer is determined by factors such as location, experience, education, and training.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

  • Innovation on Top – Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge – An Interview with Rajesh Vashist
  • SiTime Corporation – YouTube

Pay Range

$130,500 — $186,620 CAD

Something wrong with this posting?