Skip to content
Esc
Internships in Canada
New-grad roles in Canada
Remote roles
Roles that show pay
Postings at high ghost risk
PayWhat student tech roles in Canada pay
Check a linkPaste a posting to see its real age and ghost risk
JobsEvery open tech role
CompaniesWho fills fastest, who leaves postings up
Hiring calendarWhen employers open intern and new-grad roles
Skills gapWhat postings ask for that you don't have
Your resumeScore and fixes
Your matchesOpen roles ranked by your resume
ApplicationsSaved, applied, interviewing, offers
SettingsTheme, text size, motion
How it works

↑ ↓ to move, Enter to open? every shortcut

Keyboard shortcuts

CtrlKor/
Search employers, postings and pages
JorK
Next or previous posting in a list
O
Open the posting's page
Enter
Open it in the preview, on wide screens
S
Save or unsave it
?
This list
Esc
Close
HPR (Hyannis Port Research)

FPGA Design Engineer II

  • Seen live on HPR (Hyannis Port Research)'s site today
  • Mid level
Pay
$90k to $216k a year USD
Location
Needham, MA
Open for
17+ days
First seen
Oct 18, 2026

Posting record

No flags

Open 17+ days

The posting's record, oldest first
  1. HPR (Hyannis Port Research)'s site dates the posting
  2. Ghostless first sees this listing
  3. Last checked: still up
How we know

It hasn't been reposted, listed twice, or left up unusually long, and the posting doesn't say it's a talent pool.

Ghostless records the day it first sees a posting, so a repost can't reset its age. This one was already up when Ghostless started tracking HPR (Hyannis Port Research), so its true age is longer.

Last checked Nov 5, 2026.

How well do you match?

See how much of this posting your resume shows, and what it's missing.

Upload your resume

What it asks of you

3+ years of experience
“3+ years of experience in digital logic design for FPGAs or ASICs” (quoted from the posting)

What the posting discloses

Pay
$90k to $216k a year USD
Compensation: In compliance with Massachusetts law, the anticipated annual base salary range for this position is $90,000 to $216,000. (quoted from the posting)

Not stated: Real vacancy, AI screening.

Why these three

Ontario requires postings from employers with 25 or more staff to state the pay, whether the vacancy exists, and whether AI screens applicants.

Skills mentioned

About the role

HPR is a leading provider of high-performance and ultra-low latency electronic trading and capital markets infrastructure solutions offered as a managed service. Our cutting-edge technology is used by tier-1 financial institutions to monitor and execute trades rapidly and efficiently. As we continue to innovate and grow, we’re searching for a forward-thinking FPGA Design Engineer to help us build the future of capital markets infrastructure.

As an FPGA Design Engineer at HPR, you will

  • Design, develop, optimize, and maintain high-performance FPGA compute and networking systems used in electronic trading
  • Own the RTL design process from specification and coding through synthesis and FPGA implementation
  • Partner with design verification engineers to review and execute comprehensive test plans
  • Lead and mentor junior engineers, promoting our culture of continuous learning and collaboration
  • Contribute to improving our development processes, tools, and methodologies

Required Qualifications

  • BS/MS in Computer Engineering, Electrical Engineering, Computer Science, or related
  • 3+ years of experience in digital logic design for FPGAs or ASICs
  • Proficiency in SystemVerilog (preferred) or VHDL
  • Deep understanding of computer architecture and digital design concepts
  • Experience with industry-standard simulation and debugging tools (e.g., VCS, Verdi)
  • Comfortable working in a Linux environment
  • Strong problem solving, debugging, and communication skills

Desired Qualifications

  • Experience working with Xilinx and/or Altera FPGAs
  • Familiarity with FPGA architecture and advanced design techniques, including optimizations for synthesis and timing closure
  • In-depth knowledge of networking protocols (IP, TCP, UDP)
  • Experience with high-speed interfaces (PCIe, Ethernet, and/or DDR)
  • Familiarity with C programming and scripting in Python and/or Perl

Compensation: In compliance with Massachusetts law, the anticipated annual base salary range for this position is $90,000 to $216,000. Please note that this range represents the expected base salary for this role at the time of posting. The final offer may vary based on factors such as the candidate's experience, skills, and qualifications. This range does not include other forms of compensation such as potential bonuses, equity, or benefits.

This position requires being on-site at our office in Needham, MA full-time (5 days per week)

HPR does not currently provide employment sponsorship

Hyannis Port Research is an Equal Opportunity Employer and is committed to providing a workplace free from discrimination and harassment. All employment decisions are made without regard to any characteristic protected by applicable federal, state, or local law. We are committed to providing reasonable accommodations to qualified individuals with disabilities throughout the application and hiring process and during employment, consistent with applicable law. Applicants who require an accommodation to participate in the application or interview process or will require accommodation if hired should contact us via the "Connect With Us" button on our Careers page.

Something wrong with this posting?